

EE619 : VLSI System Design

Project 1

Group Details

Group Name: Bit&Byte - AM

Team Members:

- **Arava Prema Chandra Reddy**
Roll Number: 230181
- **Mahamakali Murari**
Roll Number: 230616

Work Distribution

Mahamakali Murari

- Designed the pseudo code for a Moore FSM with clearly defined states.
- Declared the module, input and output ports, and the required variables and counters used for storing information in the FSM.
- Implemented the reset block triggered on the negative edge of `i_resetbAll` making sure all the registers declared were reset and made the Final Report.

Arava Prema Chandra Reddy

- Implemented the FSM(which has 4 different states) case block and the rising edge detection logic for `i_sclk` and handled all the requirements on Data storage, Wait Cycles and other Registers given in the question.
- Verified the design using the provided testbench.
- Added comments throughout the code for clarity and readability.

AI Usage Log

The following AI interaction log was used during the development of this project:

<https://chatgpt.com/share/69b6ecbc-0e38-8010-8a76-7797cb686347>